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Abstract - The performance of a delta-sigma 
modulator (A CM) is degraded due to the low opamp 
gam, the clock feedthrough noisle, and the right or 
fault of charge transferring between capacitors. Hurst 
et al. in 1993 suggested an architecture which uses 
reduced sensitivity to the opamp gain. Since the low 
opamp gam is much easier to design and makes the 
design of a A C M  become very easy. However, they 
do not overcome the noise effect of the A YM. Here, 
another design is proposed and the effect cif noise is 
reduced. 
1. INTRODUCTION 
The performance of a A CM is mostly affected by 
the following nonideal properties: (1) the low (finite) 
opamp gain, (2) the clock feedthrough noise, and (3) 
the right or fault charge transferring between 
capacitors in the A CM circuits [I-21. Due: to errors 
caused by the low opamp gain, people try to design 
very hgh opamp gain for AFM. However, the 
opamp with high gain is very difficult to design. On 
the other hand, some people try to find another 
approach that the A D 4  can b: designed by low 
opamp gains but the performance is still good [I], 
[3-41. Hurst et al. [ l ]  gave a new architecture in 1993. 
They discuss how to reduce sensitivities to the 
opamp gain in A CM. However, their modulator is 
noise sensitive. 
The clock feedthrough noise in ACM is caused 
mainly from the clocks. The noise effects a€€ect the 
performance of the modulator ve;ry si@c:antly. By 
the way, the charge in the switched-capacitor may 
cause errors to the output of the modulator. How to 
transfer charge more correctly in LI CM becomes very 
important in the switched-capacitor A XM. 
In this paper, we employ the gadn-compensated SC 
integrator that is proposed by Hurst et al. [I.] to solve 
the problems of finite opamp gain in Am. We 
improve the circuit given in Hu.rst et al. [I]. The 
opamp is redesigned to be klhy differential form. 
The fully differential opamp can reduce the noise 
caused by the switching clocks sigruficantly. The 
delay clock phase is used to control severall switches 
to make charge transfer between capacitors to be 
more correct in the switched-capacitor A D4[ circuits. 
2. IMPERFECTION CIF THE TRADITIONAL A CM 
Several imperfections of the traditional ACM are 
discussed in this section and some solutions of the 
imperfections will be discussed in next section. Fig. 1 
shows a conventional SC integrator. 'XI is a node, and 
C1 and C2 are capacitors. Win and Vout are the input 
and output signals respectively. P1 is phase-1 clock 
and P2 is phase-2 clock. S11, S12, S21, and S22 are 
switches wr'hlch are controlled by PI and P2. During 
PI is hgh then SI1 amd S12 are closed, and S21 and 
S22 are opened; during PI is high then SI1 and SI2 
are opened, and S21 and S22 are closed. 
2.1 Imperfection of the Finite +Amp Gain 
Suppose that the opamp and switches are ideal, 
the conventional SC integrator, as shown in Fig. 1 
can be analyzed as follows. 
Vout(n)=Vout(n- l)+sVin(n- 1) (1) 
When the opamp gain is finite, say A, the 
inverting inputs of the o p m p  is not virtual ground 
but y, where Vout is the output voltage of the 
opamp, and Eq. (1) is changed to 
Vout(n>=(1+Wout(r1- l)~.+A~cz+cll : n 
(2) c1 
The opamp gain must be at least equal to the 
oversampling factor so as to introduce a negligble 
amount of excess quantization noise in the baseband 
[5,6]. If the opamp gain is high enough, Eq. (2) 
approaches to Eq. (1). However the h~gh gain opamp 
is very difficult to design and therefore makes the 
A CM very hard to design. 
2.2 Imperfection ofthe Clock Feedthrough Noise 
When a MOS switch turns on, it acquires and 
stores charge q in its channel; when it turns of€, it 
releases the charge. When the clock feedthrough 
noise created and its weighit is N, the charge of C1 
changes from C1 X Vin(n) to Qc,(n), which is equal to 
C1 X [vl(n)+N(n)] in capacitor C1 during P1. During 
p2, the charge in Q&) is injected to the capacitor 
C2 if the op-amp is idral. The function of a 
conventional SC integrator with clock feedthrough 
noise is: 
(3) Vout(n)=Vout(n- l ) t sVin(  n- 1 )+ZN(n- 1) 
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Fig. 1. The Conventional SC Integrator 
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Eq. (3) has one term, -gN(n-l), more than Eq. (1). 
If the weight of N is large enough, the performance of 
the A CM is degraded. 
2.3 Imperfection of Charge Transferring Between 
Capacitors 
Fig. 2 shows the phases of P1 and P2, and t l  and 
t2 are points of time. At t l ,  P1 is pulling up and P2 is 
pushing down, and that causes switches S 11 and S 12 
to be in between closing and opening, and S21 and 
S22 to be in between opening and closing The charge 
of C1 is injected from Vin through S11 and charges 
from S21 to ground, and C2 lossescharge from S22 
to ground through S12. At t2, P1 is pushing down 
and P2 is pulling up, and that causes switches S 11 
and S12 in between closing and opening, and S21 
and S22 to be in between opening and closing. C2 
losses charge through S22 and S12 to ground and the 
charge is injected from Vin to C2 through S11, C1, 
and S22. 
3. SOLUTIONS FOR THE THREE IMPERFECTIONS 
Let us discuss the methods in this section to solve 
the three imperfections which are described in the 
previous section. 
3.1 Gain-Compensated SC Integrators 
we employ Larson's gain-compensated SC 
integrators GCI,(as shown in Fig. 3), and Hurst's 
design GCL(as shown in Fig. 4) to solve finite 
opamp gam of SC integrators. 
3.2 Fully Differential SC Integrator 
A fully Merentid SC integrator is shown in Fig. 5 ,  
and the capacitances of C11 and C12 are both equal 
to C1 0, and the capacitances of C21 and C22 are 
both equal to C2 (pf). Let us define Vij to be the input 
voltage; Voj(ta) be the output voltage, and N(ta) be 
the noise caused by clock at time ta and we find: 
Vo 1ctn-t )=Vo l(tn-T)+i [vi 1 (tn-T)+Vi2(tn-T)] 
Vo2(tn-r )=Vo 1 (tn-T)- 2 [vi 1 (tn-T)tVi2(tn-T)] +N(tn-T) (4) 
+N(tn-T) ( 5 )  
Let us set Vol(ta)-V02(ta) to equal Vout(ta), and 
set Vil(ta)-Vi2(ta) to equal Vin(ta) and the value of 
equal 1. We find the Vout becomes: 
Comparing Eq.(6) and Eq.(l), we find that these 
two equations are the same. Therefore, if we take 
fully Merential SC integrators instead of the 
trdtional integrators, the clock feedthrough noise 
can be reduced. 
Vout( tn- f )=Vout(tn-T)+ Vin(tn- T) (6) 
3.3 The Phase-Delay Design 
The reason of the imperfection of charge 
transferring between capacitors, as &scussed in 
Section 2.3 is that the switches are in between 
opening and closing. If the phase of S11 is slower 
than the phase of S12 for a little time, and the phase 
of S21 is slower than the phase of S22 for a while in 
the conventional SC integrator, as shown in Fig. 1. In 
this situation, the time when the charge of C1 in the 
S22 end is transferred to C2 through S22 is earlier 
than the time when the charge of C1 in the S21 end is 
flown to ground; the time when the charge is carried 
from Vin to C1 through S11. By this way the charge 
of C1 in the S22 end is fixed even the phase of S11 
and the phase of S21 are overlapped. Fig 6a shows 
the SC integrator with phase-delay design and Fig. 6b 
shows the form of the phases. 
3.4 A Second Order A 54 with Gain-Compensa- 
tion, Fully Differential, and Phase Delay Design 
A complete second-order A CM gain-compensation, 
fully differential, and phase-delay is shown in Fig. 7. 
The first stage of the A 54 is a gain-compensated SC 
integrator GCI,(as shown in Fig. 3) and the second 
stage is GCL(as shown in Fig. 4). All the circuits are 
designed symmetrically to fit the form of fully 
Werential SC integrator. The eight clock signals by 
P1, P2, Plb, P2b, Pld, P2d, Plbd, and P2db using 
phase-delay approaches control the switches in the 
A 5 4  and make the charge transferring between 
capacitors more exactly. 
We have designed a second order A CM by the 
techniques of gain compensation, fully differential, 
and phase delay. The final layout is shown in Fig. 12. 
The process is UMC's 0.8 um DPDM. The result of 
the simulation described in next section is based on 
thls layout. 
4. THE RESULT OF SIMULATION 
The clock feedthrough noise is added to the 
modified A D 4  and the results of the without-noise 
and with-noise are compared. The opamp gain is 
60dB, and the input signal is 2KHz with 0.2Vr 
amplitude and the sampling frequency is 2MHz. The 
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FFT result of the without-noise A C M  is shown in 
Fig. 8, and the FFT result of the with-noise A ZM is 
hown in Fig. 9. Comparing the two results, we find 
that both of them are the same, and the clock 
feedthrough noise is reduced by fully differential SC 
integrators. 
The results of the FFT plot for a traditional A CM 
with fully differential SC integrator but without 
gain-compensation is shown in Fig 10. Comparing 
Fig. 10 and Fig. 8, we find that the power of 
quantized noise in the voice band in Fig. 8 is lower 
than that of Fig. 10, therefore, the gain-compensation 
SC integrator can reduce the sensitivity to opamp 
gam. Fig. 11 shows the FFT plot for the A C M  as 
shown in Fig. 7 but without phase-delay design. 
Comparing Fig. 11 and Fig. 8, we find that the power 
of quantized noise in the voice band in Fig. 8 is 
lower t h i  that of Fig. 11 , therefore, the phase-delay 
design can make the charge transfer to be more exact 
and the output performance be better. The baseband 
(about &1OKHz) SNRs of Figs. 8, 9, 10 and 11 are 
shown in Table I. The SNR of Fig. 8 is greater than 
those of Figs. 9, 10 and 11 from Table I. The 
specification of this second-order ACM is as 
following: 
( 1 ) Power supply : 22.5  V 
( 2 )  Power Qssipation : 8.7 mW 
( 3  ) Sarrtpling rate (Max.) : 20.48 MHz 
( 4 )  Input range : I 1  V 
( 5 )  SNR ( baseband : M O K H z ,  sampling rate: 
( 6 )  Active area : 2352 um X 1666 um 
( 7 ) Technology : UMC's 0.8 um DPDM CMOS 
2.048 M H Z )  : 77.14 dB 
Table I The Baseband (about MOKHz) SNR 
]Fig. 9 I 75.88dB I 
5. CONCLUSION 
A A l3l with gain-compensation, fully differential, 
and phase-delay SC integrator is presented. The 
A CMwith fully differential SC feature can reduce the 
clock feedthrough noise. The phase delay technique 
that makes charge transferring between capacitors 
more exactly can have the output of the A ZM to be 
more accurate. Therefore, the efforts presented in this 
paper are not only easier to design a A CM but also 
have more correct results. 
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